## MARK SCHEME for the May/June 2015 series

## 9608 COMPUTER SCIENCE

9608/13 Paper 1 (Written Paper), maximum raw mark 75

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge will not enter into discussions about these mark schemes.
Cambridge is publishing the mark schemes for the May/June 2015 series for most Cambridge IGCSE ${ }^{\circledR}$, Cambridge International A and AS Level components and some Cambridge O Level components.
$®$ IGCSE is the registered trademark of Cambridge International Examinations.

| Page 2 | Mark Scheme | Syllabus | Paper |
| :---: | :---: | :---: | :---: |
|  | Cambridge International AS/A Level - May/June 2015 | 9608 | 13 |

1 (a) (i)

| 1240 1 1 1 1 1 0 0 |
| :--- |
| 1 0 1 1 0 0 1 |

(ii) 124: 7 C
-77: B 3
(b) (i) $0011 \quad 0101 \quad 1001$
(ii) - when denary numbers need to be electronically coded

- e.g. to operate displays on a calculator where each digit is represented
- decimal fractions can be accurately represented

2

| Activity | First pass or <br> second pass |
| :--- | :---: |
| any symbolic address is replaced by an absolute address | $\mathbf{2}$ |
| any directives are acted upon | $\mathbf{1}$ |
| any symbolic address is added to the symbolic address table | $\mathbf{1}$ |
| data items are converted into their binary equivalent | $\mathbf{1}$ |
| forward references are resolved | $\mathbf{2}$ |


| Page 3 | Mark Scheme | Syllabus | Paper |
| :---: | :---: | :---: | :---: |
|  | Cambridge International AS/A Level - May/June 2015 | 9608 | 13 |

3 (a) maximum of two marks for firewall description + maximum of two marks for authentication description

## Firewall

- sits between the computer or LAN and the Internet/WAN and permits or blocks traffic to/from the network
- can be software and/or hardware
- software firewall can make precise decisions about what to allow or block as it can detect illegal attempts by specific software to connect to Internet
- can help to block hacking or viruses reaching a computer


## Authentication

- process of determining whether somebody/something is who/what they claim to be
- frequently done through log on passwords/biometrics
- because passwords can be stolen/cracked, digital certification is used
- helps to prevent unauthorised access to data
(b) one mark for security, one mark for integrity:
- integrity deals with validity of data/freedom from errors/data is reasonable
- security deals with protection of data
- security protects data from illegal access/loss
- integrity deals with making sure data is not corrupted after, for example, being transmitted
(c) (i) one mark for each way of maintaining data security + one mark for an example/ enhancement
- validation (to ensure data is reasonable)
- examples include range checks, type checks, length checks, ...
- verification (checks if data input matches original/if transmitted data matches original)
- can use double data entry or visual check/other methods such as parity checks
- doesn't check whether or not data is reasonable
(ii) one mark for each way of maintaining data integrity + one mark for an example/ enhancement
- parity checking
- one of the bits is reserved as parity bit
- e.g. 10110110 uses odd parity
- number of 1 s must be odd
- parity is checked at receiver's end
- a change in parity indicates data corruption
- check sum
- adds up bytes in data being sent and sends check sum with the data
- calculation is re-done at receiver's end
- if not the same sum then the data has been corrupted during transmission


## 4 (a)

requires data to be refreshed periodically in order to retain the data
has more complex circuitry
does not need to be refreshed as the transistors hold the data as long as the power supply is on
requires higher power consumption which is significant when used in battery-powered devices
used predominantly in cache memory of processors where speed is important

| Page 5 | Mark Scheme | Syllabus | Paper |
| :---: | :---: | :---: | :---: |
|  | Cambridge International AS/A Level - May/June 2015 | 9608 | 13 |

(b) maximum of two marks for RAM and maximum of two marks for ROM

## RAM

- loses contents when power turned off/volatile memory/temporary memory
- stores files/data/operating system currently in use
- data can be altered/deleted/read from and written to
- memory size is often larger than ROM


## ROM

- doesn't lose contents when power turned off/non-volatile memory/permanent memory
- cannot be changed/altered/deleted/read only
- can be used to store BIOS/bootstrap
(c) one mark for DVD-RAM, one mark for flash memory.


## DVD-RAM

- data is stored/written using lasers/optical media
- DVD-RAM uses phase changing recording, in which varying laser intensities cause targeted areas in the phase change recording layer to alternate between an amorphous and a crystalline state.
- uses a rotating disk with concentric tracks
- allows read and write operation to occur simultaneously


## flash memory

- most are NAND-based flash memory
- there are no moving parts
- uses a grid of columns and rows that has two transistors at each intersection
- one transistor is called a floating gate
- the second transistor is called the control gate
- memory cells store voltages which can represent either a 0 or a 1
- essentially the movement of electrons is controlled to read/write
- not possible to over-write existing data; it is necessary to first erase the old data then write the new data in the same location

| Page 6 | Mark Scheme | Syllabus | Paper |
| :---: | :---: | :---: | :---: |
|  | Cambridge International AS/A Level - May/June 2015 | 9608 | 13 |

5 (a) one mark for name of bus + one mark for description
address bus

- lines used to transfer address of memory or input/output location
- unidirectional bus


## data bus

- used to transfer data between the processor and memory/input and output devices
- bidirectional bus


## control bus

- used to transmit control signals
- e.g. read/write/fetch/ ...
- dedicated bus since all timing signals are generated according to control signal
(b) (i) the program counter is incremented
(ii) the data stored at the address held in MAR is copied into the MDR
(iii) the contents of the Memory Data Register is copied into the Current Instruction Register
(c) - the MAR is loaded with the operand of the instruction // loaded with 35
- the Accumulator is loaded with the contents of the address held in MAR $/ /$ the Accumulator is loaded with the contents of the address 35
(d) (i) • a signal
- from a device/program that it requires attention from the processor
(ii) - at a point during the fetch-execute cycle ...
- check for interrupt
- if an interrupt flag is set/ bit set in interrupt register
- all contents of registers are saved
- PC loaded with address of interrupt service routine

| Page 7 | Mark Scheme | Syllabus | Paper |
| :---: | :---: | :---: | :---: |
|  | Cambridge International AS/A Level - May/June 2015 | 9608 | 13 |

6 (a)

(b)
$\left.\begin{array}{|c|c|c|c|c|}\hline \text { A } & \text { B } & \text { C } & \text { working } & \mathbf{X} \\ \hline 0 & 0 & 0 & & 1 \\ \hline 0 & 0 & 1 & & 1 \\ \hline 0 & 1 & 0 & & 1 \\ \hline 0 & 1 & 1 & & 0 \\ \hline 1 & 0 & 0 & & 1 \\ \hline 1 & 0 & 1 & & 1 \\ \hline 1 & 1 & 0 & & 1 \\ \hline 1 & 1 & 1 & & 1 \\ \hline\end{array}\right\}$ mark 1 mark
(c) ((A is NOT 1 AND $B$ is 1 ) OR ( $B$ is NOT 1 OR C is 1 )) AND C is NOT 1


NOTE: all brackets may not be shown - but check answer still correct
Alternatives include:
((NOT A AND B) OR (NOT B OR C)) AND NOT C
$(\bar{A} \cdot B+(\bar{B}+C)) \cdot \bar{C}$
NOTE: expressions may be reversed but still OK
(e.g. NOT C AND ((NOT A AND B) OR (NOT B OR C))

NOT C AND ((NOT B OR C) OR (NOT A AND B)) and so on)
$7 \quad$ (a) (i)

Accumulator: | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(ii)

Accumulator: | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## explanation

- content of 124 is 01111111
- this is equivalent to 127
- contents of 127 are 01101001
(iii)

Accumulator: | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## explanation

- index register value $=6$
- $120+6=126$
- contents of 126 placed in the accumulator
(b) 1 mark for each correct value in the table.

| Accumulator | Memory address |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 320 | 321 | 322 | 323 |
| 36 | 49 | 36 | 0 | 0 |
| 37 |  |  |  |  |
|  |  |  |  | 37 |
| 49 |  |  | 50 |  |
| 50 |  |  |  |  |

